Regviz

Microchip Technology /ATSAME70J21B /AFEC0 /CHER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/AFEC0/CHER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH0)CH0 0 (CH1)CH1 0 (CH2)CH2 0 (CH3)CH3 0 (CH4)CH4 0 (CH5)CH5 0 (CH6)CH6 0 (CH7)CH7 0 (CH8)CH8 0 (CH9)CH9 0 (CH10)CH10 0 (CH11)CH11

Description

AFEC Channel Enable Register

Fields

CH0

Channel 0 Enable
CH1

Channel 1 Enable
CH2

Channel 2 Enable
CH3

Channel 3 Enable
CH4

Channel 4 Enable
CH5

Channel 5 Enable
CH6

Channel 6 Enable
CH7

Channel 7 Enable
CH8

Channel 8 Enable
CH9

Channel 9 Enable
CH10

Channel 10 Enable
CH11

Channel 11 Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data